english | français
You are here: home blogs
Stephen's blog
F# to FPGA tutorial on Euclid's Greatest Common Divisor algorithm - Part II Print E-mail
Written by Stephen   
Monday, 12 January 2009 14:22

In the first part of the tutorial on using Avalda FPGA Developer to compile Euclid's GCD algorithm to an FPGA we started with Euclid's GCD algorithm as a quoted F# program, and ended up transforming it to an RTL verilog description. In this part I'll walk through using ISE 10.1 to transform that RTL verilog description to a bitstream file which we can then load into Xess's XSA-3S1000 board to be run on its Xilinx Spartan XC3S1000 FPGA. The bitstream file contains all the info needed by the board to program the FPGA. Xilinx's Spartan line of FPGAs provides a good balance of low cost and performance to enable its use in a wide variety of consumer electronic applications.

Last Updated ( Monday, 12 January 2009 16:01 )
Read more...
 
F# to FPGA tutorial on Euclid's Greatest Common Divisor algorithm - Part I Print E-mail
Written by Stephen   
Friday, 31 October 2008 19:32

There was a small math and computer science bookstore near NYU that I used to like visiting on Saturdays when I lived in the New York area. Back in those days I used to be really into pure math so I'd go there mainly to peruse math books with all sorts of fancy titles. I also liked flipping through the many programming books the store had scattered about. One day I discovered a green book called "ML for the Working Programmer" by L.C. Paulson and it introduced me to the beautiful world of functional programming. To this day it is one of my favourite programming books (along with "Expert C Programming - Deep C Secrets" by Peter Van Der Linden and "Design Patterns" by Erich Gamma et al.).

Last Updated ( Monday, 12 January 2009 14:40 )
Read more...
 
Avalda FPGA Developer release update Print E-mail
Written by Stephen   
Saturday, 04 October 2008 16:38

 

 

Avalda FPGA Developer v1.0 beta has been updated to version 1.0.1.0 with support for the recent F# CTP release (1.9.6.2). More details can be found in the documentation accompanying the Avalda FPGA Developer download. Our next release will add support for more Xilinx CoreGen functions so stay tuned. Cheers!

Last Updated ( Saturday, 04 October 2008 16:54 )
 
Avalda FPGA Developer for the working programmer Print E-mail
Written by Stephen   
Monday, 22 September 2008 15:46


"It's so rare to be able to see the future like that. I can't promise it'll happen to you. But when you see it, you know it. If this ever happens to you, leap at the chance to get involved. Trust your instincts. It isn't often that the future lets you in like that." –Steve Wozniak, iWoz, p. 294.

With the release of Avalda FPGA Developer, Avalda is gladly offering its services to the global software community. All software developers, whether experienced, newbies, old, young, male, or female should download Avalda FPGA Developer and begin extending their art over new computing territory. With their flexible, real-time morphing, massively parallel nature, field programmable gate array chips (FPGAs) are too exciting for the working programmer to ignore. He or she can

Last Updated ( Friday, 31 October 2008 20:06 )
Read more...